Abstract-Dual-modular-redundancy (DMR) architectures use duplication and self-voting asynchronous circuits to mitigate single event transients (SETs). The area and performance of DMR circuitry is evaluated against conventional triple-modular-redundancy (TMR) logic. Benchmark ASIC circuits designed with DMR logic show a 10-24% area improvement for flip-flop designs, and a 33% improvement for latch designs.
I. INTRODUCTION

S
INGLE Event Transients (SETs) occur when energetic particles strike transistor devices, depositing charge and producing temporary voltage disturbances. These voltage transients can upset sensitive circuit nodes and propagate errors to other parts of the logic. SETs that are erroneously latched by registers are called Single Event Upsets (SEUs). SETs are especially a concern for integrated circuits manufactured in modern deep submicron CMOS processes, where very little charge is necessary to upset a device [1] . Mitigating the effects of SETs is essential for the correct operation of radiation-tolerant ASICs used in space and nuclear weapon applications. Fig. 1 shows a traditional 3-input majority voter circuit implemented in standard-cell technology, where two out of the three inputs must change for the output to change state. An SET glitch on any one input will not propagate to the output (as long as the other two inputs remain stable). An SET striking inside of the voter can cause a glitch on the output, but it will not cause a permanent SEU.
II. BACKGROUND AND RELATED WORK
A. Voter Circuits
A self-voter circuit is a 3-input majority voter that is configured to vote on two external inputs and with the state of its current output. Fig. 2 shows a self-voter circuit implemented with a standard-cell majority voter, where the output is fed back as one of the inputs. The output of a self-voter goes high when both its inputs are high, and goes low when both its inputs are low. which necessitates the combinational feedback loop. Note that a self-voter is an asynchronous state-holding circuit, and that an SET glitch on any one input will not propagate to the output. Like the majority voter, an SET striking inside of the self-voter can cause a glitch on the output, but will not cause a permanent upset of the stored state (assuming the inputs themselves do not suffer from SETs at the same time). The self-voter circuit is well known in the asynchronous design literature as a C-element gate [2] , and efficient custom CMOS implementations have been investigated [3] . In this paper, we require only the standard-cell implementation of the self-voter.
B. Triple Modular Redundancy
Triple Modular Redundancy (TMR) is perhaps the most popular SET mitigation technique. In a TMR design, each logic element is triplicated and majority voters are inserted after each register stage to remove logic upsets caused by SETs. Fig. 3 shows latch and flip-flop based TMR datapath circuits. Note that global signals, such as clocks and resets, and the voters themselves are triplicated to avoid common-mode SET failures. The maximum frequency of a synchronous TMR circuit is where is the maximum circuit delay through the datapath logic and the register, and is the delay through the voter.
TMR circuits are immune only to SETs that affect one redundancy; multiple SETs that affect multiple redundancies can result in functional failures. While TMR is simple and effective, it requires at least three times as much area as a non-hardened design. 
C. Related Work
Temporal redundancy [4] , where temporal voting is used instead of spatial redundancy, is a low-area alternative to TMR. The primary weakness of temporal redundancy is that its circuit performance is degraded by twice the width of the SET that is being mitigated.
Self-voters have previously appeared in the radiation effects literature, where they are called Transition-And-Gates (TAG) [5] , [6] , guard gates [7] , [8] , or simply C-elements [9] , and were used to reduce SET errors within custom-designed register cells. In contrast, the work in this paper concentrates on using selfvoters to mitigate SET effects in standard-cell ASIC designs, without requiring any modifications to standard library cells or design flows.
Dual modular redundancy (DMR) has been used to design SET-tolerant circuits [10] - [13] that have less area overhead than TMR logic, but higher performance than temporal redundant circuits. Combining dual redundancy and self-voters can provide lower area than TMR, at a performance cost of reducing the cycle time by the width of the SET being mitigated (half the performance cost of temporal redundancy). The DMR flip-flop architectures proposed in the current work use two less selfvoters per register than the DMR architecture previously proposed by Rezgui [13] , while still providing the same level of SET tolerance. In addition, the current work shows that further area savings (33% reduction versus TMR) can be realized by using latch-based DMR architectures and proposes suitable DMR input/output circuits.
An SET mitigation technique with a similar name, DMR-in-time, has been proposed to detect errors in pipelined computations [10] . This method uses temporal redundancy at the pipeline level and is different from the DMR-in-hardware concept, presented in this paper, that utilizes hardware redundancy.
III. DUAL MODULE REDUNDANCY
The goal of dual modular redundancy (DMR) logic is to attain similar SET mitigation as TMR logic, but with only two logic redundancies. In DMR designs, self-voting circuits are strategically placed around register cells to continuously monitor the two logic redundancies. When an SET occurs in one redundancy, these voters prevent the SET from permanently upsetting the logic. To achieve SET protection equal to TMR, DMR logic must mitigate SET effects on data inputs, clock inputs, and storage circuits of register cells. Similar to TMR designs, DMR logic cannot tolerate multiple SETs in more than one redundancy at the same time. The remainder of this section describes how to design latch and flip-flop DMR logic, and compares them to equivalent TMR circuits.
A. DMR Latch Circuits
DMR latch circuits are similar to TMR latch designs, except the majority voters on the register outputs are replaced with self-voters. Fig. 4(a) shows a DMR latch configuration, which requires 33% less area than a TMR latch design. Since the self-voters are state-holding elements, they behave as redundant copies of the latch values. When the latches are open (transparent), the self-voters store the register value and filter out SETs propagated from the combinational datapath logic. When the latches are closed, the self-voters filter out SEUs in the latches. Note that the self-voters cannot be permanently upset by an SET, because their inputs are driven by redundant copies of the same value. Likewise, SETs occurring on clock or reset lines to the latches affect only one redundancy and erroneous transients from the latches will not propagate past the self-voters. Unlike DICE-based designs [15] , DMR circuits are not self-correcting and an SEU in one of the redundant latches is only corrected on the next clock cycle when new data is written into the register.
The maximum frequency of a synchronous DMR latch circuit is where is the maximum expected SET pulse width. The dependence of on results from the fact that the selfvoters must store the correct register value before the latches are closed, and any SET glitch in the datapath delays the arrival time of the correct value. Furthermore, an SET that arrives at a latch when it is being closed (i.e., after the self-voters have stored the correct value) behaves like an SEU within the latch, and is filtered out by the self-voters. SET pulse widths that exceed may cause the circuit to fail since the self-voters would then not be guaranteed to be set to the value being written into the register.
B. DMR Flip-Flop Circuits
Flip-flop circuits are more difficult to harden with DMR because they are edge triggered devices, and do not have a transparent mode that allow self-voters to act as redundant register copies. If we naively replace the latches in Fig. 4(a) with flipflops, the resulting circuit would be sensitive to SETs latched on clock edges-the self-voters would retain their values from the previous clock cycle and would not update with the correct value. Instead, three redundant flip-flops must be used to store the register value, as shown in Fig. 4(b) . At the register outputs, two majority voters are used to filter out SEUs from the three flip-flops. At the register inputs, two of the flip-flops receive their inputs directly from their respective datapath logic. The third flip-flop receives its input from a self-voter that votes on the final values of the two redundant datapath values. This self-voter makes the third flip-flop truly redundant, since it prevents SETs from either one of the redundant datapaths from reaching the data input of the flip-flop. Note that if the self-voter receives an SET while the third flip-flop is being clocked, this would not upset the entire DMR register because the other two flip-flops would be error free. While, the DMR flip-flop circuit is the same size as the TMR flip-flop circuit, the overall system area is smaller because the datapath logic need only be duplicated instead of triplicated.
The maximum frequency of a synchronous DMR flip-flop circuit is where two delays are required because the longest circuit path includes one majority voter and one self-voter. Fig. 5 shows a plot of the maximum frequency of DMR, TMR, and temporal-redundant (TEMP) [4] flip-flop circuits versus , for realistic values [1] , [16] . It is clear from the frequency curves that DMR is a performance compromise between TMR and temporal redundancy techniques. For example, a design running at 100 MHz in a harsh radiation environment will have a 20% speed overhead with DMR, compared with the 1% overhead for TMR and the 30% overhead for temporal redundancy. However, for low-speed designs with large there is only a marginal performance loss in using DMR logic instead of TMR logic.
IV. DMR INPUT/OUTPUT CIRCUITS
DMR I/O circuits are similar to TMR I/O logic [17] , shown in Fig. 6 , but require 33% fewer pads (a costly chip resource). As illustrated in Fig. 7 , DMR I/O circuits use pad redundancy to mitigate SET events. Inputs to a chip are routed to two pads, creating two redundant circuit paths. An SET occurring on either internal path will be filtered out at the next DMR register stage (or in the case of a purely combinational circuit, at the DMR output stage). Output signals of a chip are duplicated and driven by parallel tri-state drivers, with the output enable of each driver independently controlled by a difference (XOR) detect circuit. In addition, each output stage has a self-voter that stores the correct value of the output. When an SET occurs on one of the redundant output paths, the difference detect circuit disables the affected output driver-removing contention on the output board trace. To minimize this contention, careful layout might be required to match the delays on the paths to the output enable and output value ports of the output driver pads. Alternatively, critical signals, such as clocks and asynchronous resets, could use TMR output drivers for added contention protection.
V. DMR-TMR INTERFACE CIRCUITS
It is straightforward to combine DMR and TMR logic in the same design, and as long as the redundancy scheme is changed at register boundaries there is no additional circuit overhead. Fig. 8 shows DMR-to-TMR interface circuits for latch and flip-flop pipelines. In the latch designs, a third self-voter is Fig. 6 . TMR input/output circuits: (a) input, and (b) output [17] .
added at the output of the DMR registers to generate the third redundant logic path required by the TMR scheme. Likewise, in the flip-flop designs, a third majority voter is added to the output of the DMR flip-flops to generate the extra redundancy. When converting from a TMR to a DMR datapath, only two majority voters are required to generate two redundant DMR paths from the three TMR registers.
By using both DMR and TMR, large chip designs can be optimally hardened against SETs. TMR is advantageous for pipeline stages that contain critical timing paths, whereas DMR is best suited to reduce area and power on pipeline stages with non-critical paths.
VI. CHIP-LEVEL BENCHMARK SIMULATIONS
We used Sandia's 0.35 SOI process to evaluate the area and performance of DMR designs. Since the efficiency of flip-flop DMR (and TMR) designs is dependent on the amount of duplicated combinational logic, we chose three benchmarks that had different ratios of combinational logic versus register logic. The benchmark characteristics are described as follows:
• 128-bit AES encryption: 22.4 k gates, flip-flop registers, high combinational logic ratio • 32-bit DLX microprocessor: 22.4 k gates, flip-flop registers, medium combinational logic ratio • controller: 1.3 k gates, flip-flop registers, low combinational logic ratio After obtaining the RTL for these benchmarks from opencores.org, 1 they were synthesized to gate-level netlists using Synopsys DesignCompiler. Simple perl scripts were then used to generate the equivalent DMR and TMR designs. All of the designs were physically mapped onto Sandia's structured ASIC device using ViaPath software. 2 The normalized area and performance results for these designs are summarized in Table I . These results include the overhead of the three redundant clock and reset trees required for DMR and TMR flip-flop designs. The DMR benchmarks show a 10-24% area improvement over the TMR implementations (DMR latch designs will always be 33% more area efficient than TMR latch designs, but latch-based designs are less common in practice).
Note that the cycle time of the DMR designs is the same or better as the TMR designs, which is due to the lower output capacitance of the DMR registers. This improved cycle time can help offset the longer critical-path setup time required in DMR pipelines due to the delay.
VII. CONCLUSION We described dual-modular-redundancy (DMR) logic that utilizes voting and self-voting circuits to mitigate the effects of SETs in digital integrated circuits. DMR logic requires up to 33% less area than TMR logic, but provides an equivalent level of SET protection for SET pulses less than a constant . We illustrated DMR circuits for flip-flop datapaths, latch datapaths, and interface logic. These circuits can be readily implemented with existing standard-cell libraries.
